

Rec'd PCT/PTO 09 MAY 2005

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property
Organization
International Bureau



INTERNATIONAL BUREAU OF PATENT COOPERATION
35, rue de la Harpe, CH-1015, Yverdon, Suisse
P.O. Box 6859, CH-1000, Lausanne, Suisse
Patent Cooperation Treaty Secretariat
P.O. Box 18, Geneva, Suisse

(43) International Publication Date
27 May 2004 (27.05.2004)

PCT

(10) International Publication Number
WO 2004/045162 A2

(51) International Patent Classification⁷: H04L 12/56

(21) International Application Number:
PCT/GB2003/004893

(22) International Filing Date:
11 November 2003 (11.11.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
0226249.1 11 November 2002 (11.11.2002) GB

(71) Applicant (for all designated States except US): CLEAR-
SPEED TECHNOLOGY LIMITED [GB/GB]; 3110
Great Western Court, Hunts Ground Road, Stoke Gifford,
Bristol BS34 8HP (GB).

(72) Inventor; and

(75) Inventor/Applicant (for US only): SPENCER, Anthony
[GB/GB]; 34 Amberley Way, Wickwar, Wotton-un-
der-Edge, South Gloucestershire GL12 8LP (GB).

(74) Agents: O'CONNELL, David, Christopher et al.;
Haseltine Lake, Imperial House, 15-19 Kingsway, London
WC2B 6UD (GB).

(81) Designated States (national): AE, AG, AL, AM, AT, AU,
AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO,
CR, CU, CZ (utility model), CZ, DE (utility model), DE,
DK (utility model), DK, DM, DZ, EC, EE (utility model),
EE, EG, ES, FI (utility model), FI, GB, GD, GE, GH, GM,
HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK,
LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX,
MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD,
SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG,
US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (regional): ARIPO patent (BW, GH,
GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),
Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),
European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE,
ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE,
SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA,
GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— without international search report and to be republished
upon receipt of that report

[Continued on next page]

(54) Title: TRAFFIC MANAGEMENT ARCHITECTURE



(57) Abstract: An architecture for sorting incoming data packets in real time, on the fly, processes the packets and places them into an exit order queue before storing the packets. This is in contrast to the traditional way of storing first then sorting later and provides rapid processing capability. A processor (22) generates packet records from an input stream (20) and determines an exit order number for the related packet. The records are stored in an orderlist manager (24) whilst the data portions are stored in memory hub (21) for later retrieval in the exit order stored in the manager (24). The processor (22) is preferably a parallel processor array using SIMD and provided with rapid access to shared state (23) by a state engine.

WO 2004/045162 A2

BEST AVAILABLE COPY